Scalable RFCMOS Model for 90 nm Technology
نویسندگان
چکیده
منابع مشابه
Synthesis in 90-nm CMOS
We propose and demonstrate a 20-ps time-to-digital converter (TDC) realized in 90-nm digital CMOS. It is used as a phase/frequency detector and charge pump replacement in an all-digital phase-locked loop for a fully-compliant Global System for Mobile Communications (GSM) transceiver. The TDC core is based on a pseudodifferential digital architecture that makes it insensitive to nMOS and pMOS tr...
متن کاملExtended 90 nm CMOS Technology with High Manufacturability for High-Performance, Low-Power, RF/Analog Applications
High-density, 90 nm CMOS technology has been suggested for generic, low-voltage, high-performance applications. In this paper, we describe some strategies for extending the previous technology in order to fabricate the following: 1) a low-standby-power transistor with high drivability for low-power applications, 2) a high-drivability transistor, inductor, and MIM capacitor for RF/analog applica...
متن کاملUltrafast CMOS inverter with 4.7 ps gate delay fabricated on 90 nm SOI technology - Electronics Letters
Introduction: The increase of transistor speed in CMOS technologies has been reached mainly by scaling the gate length of the MOS transistors. For the most advanced technologies, gate lengths down to 40 nm with an ft of 243 GHz [1] have been reported. This allows performances comparable to expensive III-V technologies based on GaAs or InP and in addition the potential for very large scale integ...
متن کاملDesign of 33-40GHz Low Power VCO in 90-nm CMOS Technology
-This paper presents the IC design of a low power, wide tuning range and low phase noise voltage-controlled oscillator (VCO) in a standard 90-nm CMOS technology. The newly proposed current-reuse cross-connected pair is utilized as a negative conductance generator to compensate the energy loss of the resonator. The supply current is reduced by half compared to that of the conventional LC-VCO. An...
متن کاملMaster Diploma Project Ultra - Low - Power Memory Design in 90 Nm Technology
In this report, we aim to realize an ultra-low-power Static Random Access Memory (SRAM) realized on a different logic conversion block from traditional 6T SRAM, referring to Source-Coupled-Logic (SCL) based topology. It enables low supply voltage operation possible to effectively reduce power consumption according to the relationship, . The supply voltage in this report is lowered to 0.5V and t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Microwave Science and Technology
سال: 2011
ISSN: 1687-5826,1687-5834
DOI: 10.1155/2011/452348